This paper reports the direct observation of the threshold voltage shifts with trapped-charge densities as well as the interface-state densities after 10 4 program/erase (P/E) cycles at each state of the four levels in the drain edge of the silicon-oxide-nitride-oxide-silicon (SONOS) structure. We prepared a SONOS device with a 3.4-nm-thick tunnel oxide, showing 2-bit and 4-level operations at program voltages of 4 -6 V, with a 10-year retention and 10 4 P/E endurance properties. Then, by using charge pumping methods, we observed the vertical and the lateral distributions of the trapped-charges and their interface-states with the gate biases at each level of the four states in the drain edge. The trapped-charges densities at the ''10'', ''01'', and ''00'' states in the drain region were estimated to be 1:4 Â 10 12 , 3:0 Â 10 12 , and 4:9 Â 10 12 cm À2 , respectively, with a lateral width of 220 nm. The peak location of the interface-state density was shifted from the drain edge to the channel with an increase in the gate bias. These observations will be quite useful to optimize the program conditions for reliable 4-bit/cell SONOS operations.
Introduction
The demand for high-density flash memories has been growing for mass storage applications such as cellular phones, personal digital assistants (PDA), MP3 players, and so on.
1) The charge-trap flash (CTF), based on charge trapping storage with an oxide-nitride-oxide (ONO) stack, has been considered to be a promising candidate for future flash memories instead of the current floating-gate (FG) technology, due to its simple cell structure and process, its low-voltage operation, and its high-density. 2, 3) However, reliability problems, such as poor retention, are still bottlenecks standing in the way of the replacement of FG memories. Employing such a thin tunnel oxide, typically around 2 -2.5 nm, 4) cannot prevent the direct tunneling of holes from the substrate to the Si 3 N 4 layer, causing a considerable change of the threshold voltage (V T ) in the program/erase (P/E) state over time. Using a thicker tunnel oxide can improve data retention, but significantly decreases the P/E speed. 5, 6) In order to overcome this drawback, a 4-bit-per-cell nitride read-only-memory (NROM) device, which combines multi-bit and multi-level operations simultaneously, was reported that allows a thicker tunnel oxide (typically 5 -8 nm thick) while maintaining fast P/E operations, by using a channel hot electron (CHE) injection for programming and a hot hole injection (HHI) for erasing. 7, 8) Recently, in attempts to realize long-run 4-bit charge trapping concepts, several device schemes applying three-dimensional fin structures with a separated double gate 9) or a quad discrete nanocrystal structure 10) or a split-gate structure with dual-nitride-trapping layers 11) have been tried. However, with these device schemes, it was still difficult to eliminate the fundamental problems found in the conventional planar 4-bit NROM devices. In order to achieve a high-density and reliable 4-bit/cell operations in the NROM structure and/or future 4-bit structures, operating voltages for programming (typically an 8 V gate voltage or higher) should be decreased and the distribution of the charges injected in each level of the four states at each physical bit should be tightly controlled for precise sensing (reading).
12)
Therefore, we need to obtain detailed information on the quantity and the spatial distribution of the charges injected in each level of the four states, for each physical bit, as a function of the program voltages, and the number of P/E cycles, in order to optimize the program conditions for reliable 4-bit/cell operations. In spite of this importance, only a few studies on these issues have been made for 2-bit/ cell operations, 13) and to the best of our knowledge no report at all for 4-bit/cell operations.
For this paper, we directly observed the vertical and lateral distribution of the trapped-charges and the interfacestates injected at each level of the four states in the drain edge, as a function of gate biases, by using a charge pumping technique, to give a guideline for the optimal program conditions to achieve reliable 4-bit silicon-oxide-nitrideoxide-silicon (SONOS) operations. Figure 1 shows a schematic cross-section and a transmission electron microscopy (TEM) image of the SONOS cell under study. A SONOS cell with a channel width/length of 0.5 mm/0.5 mm was fabricated by using a 0.35-mm complementary metal-oxide-semiconductor (CMOS) process. The processing sequence is identical to that used by conventional CMOS technology, except for the formation of the ONO dielectric stack. The process for the ONO gate dielectrics was as follows: A tunnel oxide (or bottom oxide) was thermally grown at 900 C in nitrogen diluted with oxygen (5% O 2 in N). A nitride layer was deposited using low-pressure chemical vapor deposition (LPCVD) at a low chamber pressure of 0.5 Torr and a temperature of 770 C by the reaction of dichlorosilane (SiH 2 Cl 2 ) : ammonia (NH 3 ) ¼ 30 : 330 sccm. A blocking oxide (top oxide) was grown by using the wet oxidation method at 950 C with a gas flow ratio of hydrogen (H 2 ) : oxygen (O 2 ) ¼ 5 : 10 L/min. The thicknesses of the ONO stack, measured by TEM, were 3.4 nm for the bottom oxide, 7.3 nm for the nitride, and 3.4 nm for the top oxide, as shown in Fig. 1(b) . The 3.4 nm thick bottom oxide was chosen based on ref. 14, in which excellent retention properties of the programmed state, no V T drift at room temperature and no influence of gate stress for cycled devices have been reported. For the measurements, a square pulse was applied to the gate of the SONOS cell while the substrate was grounded. A current meter (Keithley 4200) was used to measure the I cp from one junction while the other junction was left floating. The gate pulse had a frequency of 1 MHz, a 50% duty cycle, rise/fall times of 5 ns and a fixed base voltage (V b ) of À1 V.
Experimental Procedure

Results and Discussion
It is a prerequisite to achieve 2-bit operations prior to the investigation of 4-bit operations in a SONOS structure. In order to confirm the physical 2-bit storage operation, we measured the V T difference between the forward and reverse read with respect to the drain voltages at the drain-side high state by using CHE injection methods for programming (bias Fig. 2 . Here, only bit-2 (drain side) was programmed and bit-1 (source side) was in its initial state. The drain read voltage was swept from 0.1 to 2.5 V with considerations to the read-disturb and the drain induced barrier lowering (DIBL) effect.
15) The V T difference between the forward and reverse read, which is often termed as the memory window, at the drain side bit was ÁV T ¼ 0:74 V under a drain reverse read voltage of 2.5 V. This result indicated that 2-bit operation can be clearly achieved in each bit of the source and drain region under a reverse read while the drain is biased at 2.5 V.
Figure 3(a) shows the multi-level program characteristics in a 4-bit/cell SONOS structure. Here, we discuss the result as it pertains to the drain region because of the symmetry in the geometry between the source and the drain region. The ''11'' state corresponds to the erased state. After the cell was erased at a V T of 3 V, the V T was plotted as a function of the program time for various gate biases at a fixed drain bias of 4 V. The gate biases of 4, 5, and 6 V were applied to the gate electrodes in order to achieve four distinct levels for programming. In this figure, we observe the V T shifts, which are large enough (more than 0.7 V) to be used as separate V T levels for charge storage at the gate voltages of 4, 5, and 6 V, respectively, at a pulsewidth of 50 ms. This result shows that program characteristics can be readily controlled for 4-bit/cell operation in a SONOS structure. Compared with the previously reported conventional NROM technology in which the program is carried out by using gate voltages of $7 { 9 V, 7, 8) our device with its 3.4-nm-thick tunnel oxide apparently had a lower program voltage without any additional engineering process to the SONOS structure. Figure 3 (b) shows the V T distribution of the multi-level program with the four different states in the SONOS cell. In order to satisfy multi-level operations, the distribution of the V T shifts at each level should be within 0.5 V and the voltage gap between the levels should be more than 0.5 V.
16) The variations in each V T level were measured to be as low as 0.19 V from ''10'' state, 0.2 V from ''01'' state, and 0.23 V from ''00'' state, respectively, as shown in Fig. 3(b) . In addition, the interval of the sensing window between the adjacent states was as large as 0.7 V. This tight V T distribution, with no extrinsic tails, indicated that our devices were good enough to satisfy the requirement for stable multi-level operations. In order to observe the vertical and lateral distribution of the trapped-charges and the interface-states with gate biases at each level of the four states in the drain edge, a charge pumping technique was employed. Firstly, Fig. 4(a) shows the I cp characteristics of a 4-bit/cell SONOS device measured at the 4-level states. The I cp curves are plotted by the pulse height (V h ) from À1 to 6 V as a function of the four-level states. First, we measured the I cp curve at the erase state (''11'' state) from the drain junction. This I cp curve was saturated as a pulse height exceeded the maximum V T of 3 V in the channel and the maximum charge pumping current (I cp,max ) was about 90 pA at this point. Then, we injected the charges into the drain junction region with three different V T s (3.7, 4.4, and 5.1 V), and the I cp curves were measured in the drain junction again. Compared to the I cp curve at the erase state, the I cp curve in a drain side showed a rightward shift with an increase of the V T because the local V T in the drain region increased by the charges injected locally into the drain region of the nitride layer. Figure 4(b) shows the spatial profiles, derived from the I cp data in Fig. 4(a) , of the trapped charge density as a function of the channel length at the four-level states. The trapped charge density N ot ðXÞ was calculated using the V h shift (ÁV h ) between the erased I cp curve and programmed I cp curve:
where q is the electron charge and C ox is the gate capacitance per unit area. Both the peak density of the trapped charges and its width increase with an increase of the gate voltage for programming. The peak densities of the trapped charges in the four-level states were calculated to be 0 Â 10 12 , 1:4 Â 10 12 , 3:0 Â 10 12 , and 4:9 Â 10 12 cm À2 , respectively. The width of the charge distributions from the drain region along the channel length was evaluated to be 220 nm at the ''10'', ''01'', and ''00'' states. The width of most charge distributions from the drain region along the channel length are concentrated on 70 nm and small quantities are expanded to 230 nm at the ''10'', ''01'', and ''00'' state. This expansion can be explained by the shift of the injection point during the programming. As more charges are trapped in the cell, Coulombic repulsive forces move the injection point deeper into the device. However, this occurrence can cause a reliability problem, such as the read disturb between bit-1 (drain region) and bit-2 (source region), and therefore it should be prevented by introducing a physical isolation between the bit-1 and bit-2 region and/ or tight control of the trapped charges in the lateral direction of the channel, though the direct monitoring using a charge pumping method. Figure 5 shows the retention characteristics of the fourlevel states at room temperature. After the CHE injection for the four-level states at the drain junction region, the V T reverse read was plotted as a function of the retention time. As in the case of Fig. 4 , the program voltages of 4, 5, and 6 V and a program time of 50 ms were used in this experiment. The V T reverse reads in the four-level states were measured up to a retention time of 10 5 s and then extrapolated in order to estimate the long-term retention properties at each of the four states. As a result, the charge decay rates of the ''11'', ''10'', ''01'', and ''00'' states were calculated to be 4, 25, 38, and 62 mV/decade at the fourlevel state. The decay rates increased as the amount of the injection charge increased. The decay rate at the ''00'' state showed the highest among the four states, which might be due to the increase in the number of charges backtunneled. The probability of the back-tunneling of the trapped charges increases as the amount of the charges injected at each state increase. Beyond the retention time of 10 9 s (or 10 years), it is expected that the margins between the neighboring V T levels will range from 0.44 to 0.6 V. This result shows that the ÁV T at each level of the four states is large enough to enable sensing the program states although the tunnel oxide is relatively thinner than that of the NROM device.
The endurance characteristics at the four-level states are shown in Fig. 6 . The P/E operations were performed only at the drain side, and the V T was read at the opposite side for each of the memory cells. The cell was programmed by applying gate voltages of 4, 5, and 6 V with a drain voltage of 4 V with the source and substrate grounded for 50 ms, and then erased to the initial V T by applying a gate voltage of À6 V and a drain voltage of 5 V for 100 ms (i.e., typically used a HHI method). In Fig. 6 , a steady endurance property is observed throughout 10 4 P/E cycles. The levels ''11'', ''10'', and ''01'' were saturated at 3, 3.7, and 4.4 V, respectively, but level ''00'' showed an increase in V T from level 01 for 10 4 P/E cycles due to over-programming, leading to enlarged sensing windows. Figure 7 (a) shows the I cp characteristics of a 4-bit/cell SONOS device measured at four-level states after 10 4 P/E cycles. Initially, the virgin cell was measured and then the P/E cycled states with different gate voltages of 4, 5, and 6 V were investigated at the fully erased states. As the gate bias was increased from 4 to 6 V, a large I cp increase was observed. In general, the interface state density (N it ) generation is associated with the presence of holes near the interface. 18) However, our result means that a large increase of N it is associated with the gate bias amplitude in the 4-bit operation, because the same erase condition was used during the P/E cycling for the four-level states. Figure 7(b) shows the density and spatial distribution, derived from the I cp data in Fig. 7(a) , of the interface states as a function of the channel length at the four-level states. The increased I cp , at a certain V h was proportional to the number of interface traps generated from the gate edge to point x, where V T ðxÞ ¼ V h . Therefore, the N it generated by the gate voltage stress can be obtained by 19 )
where f is the gate pulse frequency, W is the effective channel width, and x represents the distance from the gate edge. Both the peak density and the width of the interface traps were increased by increasing the gate voltage, due to the increased stress. The peak densities of the interface traps in the four-level states were calculated to be 0 Â 10 11 , 0:3 Â 10 11 , 1:3 Â 10 11 , and 2:2 Â 10 11 cm À2 , for ''11'', ''10'', ''01'', and ''00'' states, respectively. In addition, we confirmed that the lateral distribution of the interface traps was still localized after the P/E damage at each of the four states in the drain region.
Conclusions
The local trapped-charge and interface-state profiles along the channel length were directly investigated by using charge pumping methods for reliable 4-bit operations of SONOS cells. Compared to NROM devices with an 8-nm tunnel oxide, the 4-bit operating voltage was lowered from 7, 8, and 9 V to 4, 5, and 6 V at the levels of ''01'', ''10'', and ''11'', respectively. The spatial distribution of the local trappedcharges and the interface-states with respect to gate biases was precisely discriminated at four-level states in the drain edge and the densities of these distributions were calculated to be 4:9 Â 10 12 and 2:2 Â 10 11 cm À2 at the high state (''00'' state), respectively. Although the wide charge distribution is observed in the present device, such a problem can be reduced by optimizing the structure so that two trap sites in the nitride can be physically separated from each other. 20) This information pertaining to the trapped charges and interface states at each level of the four states helps not only further understand the transient characteristics of CHE injections during 4-bit operations, but also optimize the program conditions for reliable 4-bit/cell SONOS operations.
